INTRODUCTION
With advances of integrated circuit manufacture technology, geometry shrink and process variation tend to result in higher defect density. Meanwhile, another marked trend is embedded memories occupy more area in microprocessors and System-on-Chips (SOCs). According to the report of International Technology Roadmap for Semiconductors (ITRS) in 2000, the area ratio of memory will reach 94% of the embedded chip in 2014 [1] . Therefore, yield of memory becomes the key factor to impact chip yield. Prior research has indicated the yield of an 8Mbits memory without any repair methods is only 70% in the 0.13um standard technology node [2] . As build-in self-test (BIST) and build-in self-repair (BISR) of memory is a well developed and widely accepted concept for yield enhancement, there have been many efficient BISR methods proposed. Li and Huang proposed a high repair rate technique using spare rows and columns [3, 4] . Fu proposed to divide a spare column into multiple segments to increase repair rate [5] . Wu brought forward using spare words to repair faulty ones, the repair rate of which is very high [6] . And a method using spare word, spare rows and columns together is proposed in [7] .
In this work, a fault injection technique and a self-repair technique based on content addressable memory (CAM) are proposed. Various numbers and types of faults can be flexibly injected into the memory by software instructions or hardware switches. Afterwards, BIST and BISR are activated to repair the faulty memory words. We also developed a wireless sensor network system using our self-repairable microprocessor (SRP) to demo the entire fault injection, BIST and BISR procedure.
The rest of the paper is organized as follows: Section 2 describes the fault injection technique, Section 3 briefly presents the redundant resources organization, and then the content addressable memory based BISR technique is proposed in Section 4. Section 5 gives a demo of a wireless sensor network system using our self-repairable microprocessor, and finally Section 6 concludes the paper.
FAULT INJECTION
Since occurrence of manufacturing defects in an embedded memory usually presents with certain probability distribution, for example, the negative binomial distribution, a deterministic fault injection method is needed to validate the effectiveness of the proposed BISR technique. Conventional fault injection technique can be broadly classified into two categories, the one is tester-based techniques, a typical example is Focused Ion Beam (FIB) technique which use ion milling to cut defined metal lines or use deposition to create lines; the other one is simulation-based techniques such as fault simulation. Although tester-based techniques can inject defects into silicon chips, they are usually very time-consuming and costly. On the contrary, simulation-based techniques are easy to implement but are only applicable to circuits described in algorithms or hardware description languages. In this work, a fault injection technique is proposed to flexibly inject faults into the microprocessor chip with low cost. Figure 1 illustrates the structure of the fault injection module. The fault injection module is basically a CAM with twenty storage words, which means we can simulate at most twenty faulty words. Since the size of the embedded static random access memory (SRAM) in our microprocessor is 4096*8 bits, and we need to inject stuck-at-0 (SA0) fault and stuck-at-1 (SA1) fault into the SRAM, the word size of the fault injection CAM is 29 bits. As shown in Figure 1 , the CAM word consists of one valid bit to indicate whether the CAM word is valid or not, twelve address bits to present the address of the SRAM word to be injected faults, eight fault flag bits to indicate whether the corresponding bit has been injected fault or not, and eight fault type bits to indicate which kind of faults the defective SRAM bit has. A '0' fault type bit means the faulty SRAM bit has a SA0 fault, while '1' indicating a SA1 fault. When accessing the SRAM memory, the accessed address is simultaneously compared with the address stored in the fault injection CAM. If there is a hit, then the data read out from SRAM will be converted based on the content of the CAM words. For example, if the content of the CAM word is 1,000011110000,00001001,00000001, it means we inject a SA1 fault to the bit 0 and a SA0 fault to the bit 3 of the SRAM word whose address is 000011110000. We can modify the content of the fault injection CAM by software instructions or hardware switches.
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REDUNDANT RESOURCES
Since the memory library provided by the foundry does not offer memories with spare rows or spare columns, we synthesized a spare bit for each word to repair single faulty bit in a word, as shown in Figured 2(a). It is an example of a SRAM with 8*4 bits and one spare bit. Assume there are three faulty bits in the SRAM, which are E0, E1, and E2. Except of the spare bit in each SRAM word, a CAM is also served as the redundant resource. Figure 2(b) shows the architecture of the CAM used to repair faulty words. The CAM also has a flag bit to indicate whether the CAM word is valid or not. The address field stores the address of the faulty SRAM word. The data field is used as a spare word to repair the faulty SRAM word if its faulty bits are more than one. We can see E0 is repaired by the spare bit, E1 and E2 are repaired by spare words provided by the CAM.
In our design, the original SRAM is 4096*8 bits. After redundant resources designed, the SRAM becomes 4096*9 bits. And the number of spare words provided by the repair CAM is ten. 
CAM-BASED BISR
In our work, a CAM-based BISR technique is proposed. The BISR architecture is shown in Figure 3 . It contains two major parts: a bit repair unit to store spare bit shift information and a word repair unit to store spare word repair information.
The bit repair unit is composed of a CAM, a comparator and a hit signal generator. Each CAM word contains one bit of valid flag, twelve bits of SRAM faulty word address and eight bits of shift information. The valid bit indicates whether the CAM word is valid or not. In repair mode, if valid bit is 0, the CAM word can be used to store new repair information. In function mode, if the valid bit is 0, it means the CAM word has no repair information; otherwise, the CAM word stores repair information. The comparator will compare the accessed address with all valid addresses stored in the CAM word. And the generator will generate signal 'hit_bit' based on the comparison result. If there is a hit, signal 'hit_bit' will be asserted, and the data of Q will be shifted based on shift information stored in the CAM word. The shift operation skips the faulty bit in the data of Q and packs the other eight bits to Q_b. Notice the data written into the SRAM will be shift firstly to avoid writing data in the faulty bit if 'hit_bit' is valid.
Like the bit repair unit, the word repair unit is also composed of a CAM, a comparator and a hit signal generator. The function of the comparator and the generator is the same as those in the bit repair unit. The major difference between the word repair unit and the bit repair unit is the CAM of the word repair unit has a data field used as a , 18 (1) 249-254 (2009) spare word, while the bit repair unit has a shift field used to shift data. When the 'hit_word' signal is asserted, the data will be written in or read out from the data field of the CAM rather than the SRAM. The data field has eight bits.
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Figure 3 BISR architecture
The microprocessor is synthesized with Synopsys Design Compiler and the SRAM is synthesized with Artisan memory compiler using a 0.18 standard library. The area overhead of the microprocessor, as well as its SRAM, fault injection module, spare bits, test and repair circuitry (including BIST, BIRA and BISR) is 1662725.75 um 2 , 311216 um 2 , 74075 um 2 , 38902 um 2 and 105928 um 2 , respectively. The SRAM in the selfrepairable microprocessor is placed as 256 rows, and every row has 16 words. All faults simulated are single cell faults. And the distribution of the injected faults is generated with Poisson distribution. As shown in Table I . Column "Spare Bits" and "Spare Words" indicates the number of CAM words of the bit repair unit and the word repair unit respectively that is needed to get 100% repair ratio. 
APPLICATION SCENARIO
We also developed a wireless sensor network system using our SRP chip to demo the entire fault injection, BIST and BISR procedure. Wireless sensor nodes can monitor the light intensity of the environment and transmit the data to a sink node which is responsible for transmitting data to a computer. Figure 4 shows the working flow of the microprocessor. The BIST module implements a word-oriented March17N algorithm {w0}, {r0,w1,r1,w0,r0,w1}, {r1,w0,w1}, {r1,w0,w1,w0}, {r0,w1, w0}. The
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data background is '000000000'. Since the redundant resources are spare bits and spare words, we can use a simple redundancy analysis scheme in BIRA module: if the number of faulty bits in a SRAM word is only one, the faulty word is repaired by the spare bit, otherwise, it is repaired by a spare word. As shown in the figure, function of Fault Injection, BIST, BISR, BIRA modules can be controlled by a computer through transmitting data into the UART controller to generate control signals. Also these control signals can be controlled by hardware switches on the board. Figure 4 Working flow of the self-repairable microprocessor A software tool named SNAMP is used to control data transmission and also send instructions to control the test and repair circuitry of SRP. Now, we can inject faults by SNAMP or by switches on the board. However, not all faults would affect the running of the application. Only faults occurred in certain addresses of SRAM will result in abnormal light intensity data that is displayed in the computer. Figure 5 is a snapshot of the running of SNAMP. The example system has three nodes, including a sink node, a SRP node indexed as node 2 and a normal node indexed as node 3. Since node 2 and node 3 are located in the same environment, their light intensity data should be close. In fact, as shown in Figure 5 , the curve of node 3 and the curve of node 2 are very close. After injecting some faults into SRAM, the curve of node 2 falls down significantly. However, it will recover to normal mode after BISR.
CONCLUSION
A self-repairable microprocessor is developed in our work. The novelty of the design contains two aspects. One is the design of a fault injection module which is used to simulate memory faults. And the other one is the CAM-based self-repair technique which does not depend on spare resources provided by the manufacture. We develop an embedded system to demo how seriously the faults in the microprocessor memory affect the running of the application and the embedded system. By using the proposed BIST and BISR technique, the microprocessor runs well after repair as long as it is repairable. , 18 (1) 249-254 (2009) 
